This post is part of a series of three post about the recent updates on the FPGA implementation of Compy. Compy FPGA – Palettes and line buffers Compy FPGA – VRAM and Cornet CPU Compy FPGAs and how I got here (this one) I had a lot of problems in the way. A lot! Fortunately […]